Part Number Hot Search : 
72C33 ZXSC310 CX2VCSM1 10003 HMC48 31ZXA MK325 2N5625
Product Description
Full Text Search
 

To Download HC5503C Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 HC5503C
Data Sheet June 1998 File Number 4503
Unbalanced PBX/Key System SLIC, Subscriber Line Interface Circuit
The Intersil HC5503C is a low cost Subscriber Line Interface Circuit (SLIC), that replaces the components of an unbalanced discrete Analog circuit design. The monolithic integrated design provides improved performance and system reliability. The SLIC provides: current limited DC feed to the subscriber loop, maintains a flat frequency response over the voice band and beyond, has self resetting thermal protection that allows conversation to continue while the fault is present, provides a TTL subscriber off-hook indication even in the presence of longitudinal currents, provides unbalanced 2-wire transmission while maintaining an excellent longitudinal balance and limits system power consumption on short loops. The HC5503C provides on-hook transmission and longitudinal current rejection in both the on-hook or off-hook conditions. The SLIC needs only one +5V supply in addition to the main battery supply (-24V to -58V) for loop current. Available in 22PDIP and 24SO packaging. The HC5503C is ideally suited as a replacement for discrete line circuits in low cost analog PABX's, Small Office/Home Office products or Small Key Systems.
Features
* Monolithic Integrated Device * Single +5V Supply * Controlled Supply of Battery Feed Current for Short Loops (30mA) * Allows Interfacing With All Ringing Systems * Switch Hook Detection * Low Power Consumption During Standby
Applications
* PBX Switches (Analog, Digital or ISDN) * Key Telephone Systems (KTS) * ISDN PC Plug in Modems * ISDN Small Office / Home Office (SOHO) Terminal Adapters (TA) * CTI (Computer Telephony Integration) Products
Ordering Information
PART NUMBER HC5503CCP HC5503CCB TEMP. RANGE (oC) 0 to 75 0 to 75 PACKAGE 22 Ld PDIP 24 Ld SOIC PKG. NO. E22.4 M24.3
Block Diagram
BGND TIP RING C1
TF
VB(INT)
TX LOOP FEED SPEECH CIRCUIT RX
VBAT
LOOP DETECTOR SHD
BIAS
RS
VCC
AGND
DGND
49
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright (c) Intersil Corporation 1999
HC5503C
Absolute Maximum Ratings (Note 1)
Maximum Continuous Supply Voltages (VBAT). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -60 to 0.5V (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 7V (VCC - VBAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .75V
Thermal Information
Thermal Resistance (Typical, Note 2) JA (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 Maximum Junction Temperature Plastic . . . . . . . . . . . . . . . . .150oC Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC (SOIC - Lead Tips Only)
Operating Conditions
Temperature Range HC5503C-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to 75oC Positive Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . 4.75V to 5.25V Negative Supply Voltage (VBAT) . . . . . . . . . . . . . . . . . .-24V to -58V High Level Logic Input Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . 2.4V Low Level Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 0.6V
Die Characteristics
Transistor Count. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185 Diode Count. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Die Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 x 102 Substrate Potential. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Connected Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Bipolar-DI
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. 2. JA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER Off-Hook IB+ Off-Hook IBOff-Hook Loop Current Off-Hook Loop Current Off-Hook Loop Current Switch Hook Detection Threshold
Unless Otherwise Specified, VBAT = -48V, VCC = 5V, AG = BG = DG = 0V, Typical Parameters TA = 25oC. Min-Max Parameters are Over Operating Temperature Range CONDITIONS RL = 600, TA = 25oC RL = 600 RL = 1200 RL = 1200, VBAT = -42V, TA = 25oC RL = 200 SHD = VOL SHD = VOH MIN 17.5 25.5 10 0 1VRMS 200Hz - 3400Hz, (Note 3) IEEE Method 0oC TA 75oC TYP 21 30 MAX 5.3 39 34.5 5 5 UNITS mA mA mA mA mA mA mA s
Dial Pulse Distortion Longitudinal Balance 2-Wire Off-Hook 2-Wire On-hook Tip and Ring to TX, Off-hook Insertion Loss 2-Wire to TX, RX to 2-Wire Frequency Response 200 - 3400Hz Referenced to Absolute Loss at 1kHz and 0dBm Signal Level (Note 3) (Note 3) At 1kHz, 0dBm Input Level, Referenced 600
-
65 63 58 0.05 0.02
0.2 0.05
dB dB dB
-
dB dB
Idle Channel Noise 2-Wire to TX, RX to 2-Wire
-
1 -89 40
5 -85 -
dBrnC dBm0p dB
Trans Hybrid Loss RX to TX
Balance Network Set Up for 600 Termination at 1kHz
-
50
HC5503C
Electrical Specifications
PARAMETER Overload Level, 2-Wire to TX, RX to 2-Wire Level Linearity 2-Wire to TX, RX to 2-Wire VCC = +5V, (Note 3) At 1kHz, (Note 3) Referenced to 0dBm Level +3 to -40dBm -40 to -50dBm -50 to -55dBm Power Supply Rejection Ratio VCC to 2-Wire VCC to Transmit VBAT to 2-Wire VBAT to Transmit Logic Input Current ( RS) Logic Input ( RS) Logic `0' VIL Logic `1' VIH Logic Output ( SHD) Logic `0' VOL Logic `1' VOH NOTE: 3. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance. ILOAD 800A, VCC = 5V ILOAD 40A, VCC = 5V 2.7 0.1 0.5 5.0 V V 2.0 0.8 5.5 V V 0V VIN 5V (Note 3) 200 - 3400kHz, RL = 600 40 40 40 40 100 dB dB dB dB A 0.05 0.1 0.3 dB dB dB Unless Otherwise Specified, VBAT = -48V, VCC = 5V, AG = BG = DG = 0V, Typical Parameters TA = 25oC. Min-Max Parameters are Over Operating Temperature Range (Continued) CONDITIONS MIN 2.5 TYP MAX UNITS VPEAK
Pinouts
HC5503C (PDIP) TOP VIEW
TIP RING VCC C1 DGND RS N/C TF VB(INT) VBAT BGND 1 2 3 4 5 6 7 8 9 10 11 22 TX 21 AGND 20 N/C 19 RX 18 T3 17 T2 16 T1 15 N/C 14 N/C 13 N/C 12 SHD TIP RING VCC N/C C1 DGND RS N/C TF 1 2 3 4 5 6 7 8 9
HC5503C (SOIC) TOP VIEW
24 TX 23 AGND 22 N/C 21 RX 20 T3 19 T2 18 T1 17 N/C 16 N/C 15 N/C 14 N/C 13 SHD
VB(INT) 10 VBAT 11
BGND 12
51
HC5503C Pin Descriptions
PDIP 1 SOIC 1 SYMBOL TIP DESCRIPTION An analog input connected to the TIP (more positive) side of the subscriber loop through a 150 feed resistor. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes. An analog input connected to the RING (more negative) side of the subscriber loop through a 150 feed resistor. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes. Positive Voltage Source - Most positive supply. VCC is typically 5V. No connect. For proper operation this pin should be left floating. Capacitor - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the voice band hybrid. Typical value is 0.3F, 30V. Digital Ground - To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit. This pin should be tied to 5V. No connect. For proper operation this pin should be left floating. Tip Feed - A low impedance analog output connected to the TIP terminal through a 150 feed resistor. Provides voice signals to the telephone set and sink longitudinal current. A low impedance analog output connected to the Ring terminal through a 150 feed resistor. This pin provides a loop current path to battery. Negative Voltage Source - Most negative supply. VBAT has an operational range of -24V to -58V. Frequently referred to as "battery". Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal. Switch Hook Detection - A low active LS TTL - compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA. No connect. For proper operation this pin should be left floating. No connect. For proper operation this pin should be left floating. No connect. For proper operation this pin should be left floating. No connect. For proper operation this pin should be left floating. Used during production testing. For proper operation this pin should be connected to pin T2. Used during production testing. For proper operation this pin should be connected to pin T1. Used during production testing. For proper operation this pin should be connected to Analog Ground pin AGND. Receive Input - A high impedance analog input which is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and ring through 300 of feed resistance on each side of the line. No connect. For proper operation this pin should be left floating. Analog Ground - To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals. Transmit Output - A low impedance analog output which represents the differential voltage across Tip and Ring. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.
2
2
RING
3
3 4
VCC N/C C1 DGND RS N/C TF VB(INT) VBAT BGND SHD N/C N/C N/C N/C T1 T2 T3 RX
4 5 6 7 8 9 10 11 12 13
5 6 7 8 9 10 11 12 13 14 15
14 15 16 17 18 19
16 17 18 19 20 21
20 21 22
22 23 24
N/C AGND TX
NOTE: All grounds (AGND, BGND, and DGND) must be applied before VCC or VBAT. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.
52
HC5503C Applications Diagram
SYSTEM CONTROLLER 13 5V RS TIP K1A RB1 RB2 (NOTE 4) 1 9 TIP FEED RX SLIC HC5503C VB(INT) 21 TIP C4 SHD TX 24 C5
PRIMARY PROTECTION SUBSCRIBER LOOP
T3 T2 T1
20 19 18
VBAT 10 RB4 K1A 2 RB3
RING VBAT 11 BGND DGND AGND C2 12 6 23
RING
C1 5 VCC C3 3
C1
PTC -48V VCC
Z1 RING GENERATOR -48V PIN NUMBERS GIVEN FOR SOIC PACKAGE.
FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC
Typical Component Values C1 = 0.3F, 30V, 20% C2 = 0.01F, 100V, 20%
RB1 = RB2 = RB3 = RB4 = 150 C3 = 0.01F, 20V, 20% C4 = 0.5F, 20V, 20% C5 = 0.5F, 20V, 20% PTC used as ring generator ballast.
NOTES: 4. Secondary protection diode bridge recommended is a 2A, 200V type. 5. All grounds (AG, BG, and DG) must be applied before VCC or VBAT. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first. 6. Application shows Ring Injected Ringing.
TX HC5503C HC5503C SLIC SLIC RX DUAL OP-AMP CD22100E CROSSPOINT SWITCH DUAL OP-AMP JUNC JUNC
TX HC5503C SLIC RX
FIGURE 2. TYPICAL ANALOG KEY SYSTEM CONNECTION
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
53


▲Up To Search▲   

 
Price & Availability of HC5503C

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X